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Abstract 
This paper describes a multi-functional deep in-memory processor for inference applications. Deep in-
memory processing is achieved by embedding pitch-matched low-SNR analog processing into a standard 
6T 16KB SRAM array in 65 nm CMOS. Four applications are demonstrated. The prototype achieves up to 
5.6X (9.7X estimated for multi-bank scenario) energy savings with negligible (≤1%) accuracy degradation 
in all four applications as compared to the conventional architecture. 
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Emerging inference applications require processing of huge data volumes [1]. A conventional 
inference architecture (Fig. 1) implements memory access, data transfer from memory to processor, data 
aggregation, and slicing. In such architectures, memory access energy dominates, e.g., an 8-b SRAM read 
access and an 8-b MAC consumes 5pJ and 1pJ in 65nm CMOS, respectively. Additionally, the memory-
processor interface presents a severe throughput bottleneck. Deep in-memory signal processing concept 
was proposed in [2] to overcome these challenges by embedding mixed-signal processing in the periphery 
of the SRAM bit-cell array (BCA). However, an IC implementation needs to address a host of new 
challenges including the stringent row & column pitch-matching requirements imposed by the BCA without 
altering its storage density or its read/write functionality, and enabling multiple functions with mixed signal 
circuitry. Recently [3], a single function, 5×1-b in-memory classifier IC has been demonstrated. 
The proposed deep in-memory inference architecture has four stages (Fig.1): 1) multi-row 
functional read (MR-FR), 2) bit-line (BL) processing (BLP), 3) cross BL processing (CBLP), and 4) ADC and 
slicing. The MR-FR accesses multiple rows in one pre-charge cycle using pulse-width modulated word-line 
(PWM-WL) signals to generate a BL voltage drop proportional to a weighted sum of multiple bits stored in 
multiple rows in the column, and also performs word-level add/subtract. The BLP implements 
reconfigurable column pitch-matched mixed-signal circuits to execute computations such as 
multiply/absolute value/comparison on the BL voltages, in a massively column-parallel fashion. The CBLP 
aggregates the BLP outputs into a scalar which is sliced to obtain the final decision. The BLP and CBLP 
can be reconfigured to operate the architecture in either a dot product (DP) mode or Manhattan distance 
(MD) mode. Reconfigurable stages enable multiple functions (Fig. 1 table) including normal read/write. 
The chip architecture (Fig. 2) includes a digital controller (CTRL) and a CORE. The normal 
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read/write circuitry (lower) and in-memory processing blocks (upper) are physically separated to maintain 
functionality. Functional WL drivers generate PWM-WL signals while the reconfiguration word (RCFG) 
reconfigures local controllers in the CTRL. The in-memory processing chain is pipelined to enable BL pre-
charge when the MR-FR step is complete. The architecture processes 128 8-b words per access cycle 
requiring two consecutive access cycles to process a 256-dimensional vector with 8-b elements. Thus, two 
consecutive CBLP outputs are sampled on different sampling capacitors and charge-shared before 
conversion by the ADC. Four 8-bit single-slope slow but energy efficient ADCs execute in parallel to 
process 36 128-dimensional vectors/µs. 
The MR-FR step (Fig. 3) generates BL swing ΔVBL proportional to binary-weighted bits (di) in a 
column [2] via the use of PWM-WL signals. An 8-b array data (𝐷) and streamed input (𝑃) precision is 
chosen to satisfy the requirements of many inference applications. The longest PWM-WL pulse width with 
VWL < VDD is chosen to be less than 40% of BL RC time constant in order to ensure sufficient linearity and 
prevent destructive read [2]. The shortest pulse width needs to be <250ps while driving a large RC WL, 
which is challenging due to the row pitch-matching constraints. Hence, sub-ranged read is proposed where 
4 MSBs and 4 LSBs are stored in adjacent columns (column pair), and read simultaneously on BLMSB and 
BLLSB. Then, the charge on BLMSB is shared with 1/16 of BLLSB charge via switches Ø con and Ø merge. 
Capacitors attached to BLs enable fine-tuning of the 1/16 capacitance ratio. The sub-ranged MR-FR (Fig. 3) 
achieves a maximum INL = 0.03 LSB. 
In the MD mode, the MR-FR enables D-to-A conversion, and replica cell read performs word-level 
add/subtract by reading 𝑃 (?̅? for subtract) from the replica bit-cell array simultaneously with 𝐷 (Fig. 3) 
[2]. The replica bit-cell array stores streamed data 𝑃 and can be written directly by write BL (WBL) 
4 
 
reducing energy and latency overheads.  
The BLP (Fig. 4) can be reconfigured to operate in either the DP or the MD mode for dot product 
or absolute computation, respectively. In the MD mode, an analog comparator and a mux is used to obtain 
the absolute value, and the multiplier circuit is reconfigured as a BL-wise sampler. In the DP mode, the 
comparator is bypassed and BLB is chosen by the mux. The mixed-signal capacitive multiplier [4] uses 
identical bit capacitors to meet the column pitch constraints necessitating sequential processing of 
multiplicand bits (pi) and thereby limiting the throughput. Sub-ranged multiplication alleviates this problem 
by employing two 4-b MSB/LSB multipliers operating in parallel. The BLP outputs are charge-shared in the 
CBLP and sampled and later converted into a digital value by the ADC. In the CBLP, the MSB and LSB 
rails are charge-shared by first opening Ø con_rail and then closing Ø merge_rail to obtain the final output as a 
weighted sum. The measured accuracy of BLP and CBLP (including MR-FR) (Fig. 4) shows that the 
maximum error magnitude in the DP (MD) mode is 5.8% (8.6%) of output dynamic range.  
The proposed architecture requires 16X fewer read accesses (and precharges) as compared to 
the conventional architecture for a fixed volume of data, resulting in up to 5.8X throughput enhancement. 
This is because MR-FR and BLP process data in massively parallel manner (128 8-b words per precharge) 
whereas the normal SRAM mode fetches only 8 8-b words through 4:1 column muxing. Smaller ΔVBL and 
fewer read access reduces data access energy. Charge redistribution-based low-swing computation adds 
to the energy savings.  
Fig. 5 (left) indicates that CORE energy and decision accuracy trade-off with ΔVBL. For binary (64-
class) decisions, ΔVBL > 15 mV (> 25mV) results in > 90% detection accuracy, and the CORE energy 
reduces by 0.2pJ (0.4pJ) per 20mV reduction in ΔVBL. Energy breakdown in Fig. 5 (right) indicates that 
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much of the savings is due to MR-FR. The CTRL energy will be amortized in a multi-bank scenario. The 
measured energy in DP (MD) mode is 5.6× (3.7×) smaller than conventional architecture, with savings up 
to 9.7× (5.4×) in a multi-bank scenario. 
The multifunctional IC (Fig. 6) implements four different algorithms with 2, 4, and 64-class 
decisions in a 512×256 SRAM array achieving better decision accuracy and comparable EDP (scaled for 
65nm) than single function ICs [1,3]. The chip micrograph (Fig. 7) shows that the deep in-memory circuitry 
incurs an area overhead of 25% not counting the CTRL. 
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Figure 1: Conventional and proposed multi-functional deep in-memory architecture for inference applications. 
  
7 
 
Precharge
4:1 Column mux
Sense AMP/Write Driver
R
C
FG
 w
o
rd
 
se
ri
al
-i
n
Y-DEC.
16 X 128-b Streamed Input Buffer Reg.
BL Processor
(BLP)
(mult / comp
 / abs)
Cross BL processor (CBLP)
D
ec
is
io
n
Sc
an
-o
u
t
N
o
rm
al
R
ea
d
/w
ri
te
C
ir
cu
it
ry
Inst.
Set Reg.
512 X 256-b
6T SRAM
Bitcell Array
Bitcell
Bitcell
Bitcell
BitcellF
u
n
ct
io
n
al
 W
L 
D
ri
ve
r
4 X 256-b Replica Bitcell Array 
ADC[0:3]
R
e-
co
n
fi
g.
A
n
al
o
g
P
ro
ce
ss
o
r
X
-D
ec
. &
 P
u
ls
e 
G
en
.
X
-D
ec
. &
 P
u
ls
e 
G
en
.
Slice
P
(C)BLP
CTRL
Main
CTRL
ADC
CTRL
R/W
CTRL
BL Processor
(BLP)
(mult / comp
 / abs)
Ex
ec
u
te
Fetch
MODE
CTRL
(C)BLP EN
R/W CTRL
EN
Sampler
[0:3]
WBL[0] WBL[255]
B
L 0
B
LB
0
B
L 2
5
5
B
LB
2
5
5
CORE
 
Figure 2: Deep in-memory processor architecture. 
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Figure 3: Sub-ranged multi-row functional read (MR-FR) and measured accuracy. 
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Figure 4: Pitch-matched BL processing (BLP), cross BL processing (CBLP), and measured accuracy (@ D0 = D1 = … = D255, P0 = 
P1 = … = P255).  
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Figure 6: Application level gains in energy efficiency, delay, accuracy, and comparison with prior arts. 
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Figure 7: Die micrograph and chip summary. 
 
